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Abstract—The interleaved dual boost converter (IDBC) is a
promising topology to interface high power solar PV gener-
ation or energy storage systems to DC microgrids (MGs). It
provides a high boost ratio for voltage transformations and
helps significantly to reduce ripples in the currents drawn
from DC sources. However, the conventional control methods
of IDBC cannot guarantee system stability in the presence of
tightly regulated and rapidly varying power electronic loads
which behave as constant power loads (CPLs). Moreover,
the uncertainties of converter systems may further affect the
stability of MGs. In this context, a large signal stabilization
scheme, which comprises finite-time observers (FTOs) and a
finite-time controller (FTC), is proposed. By considering CPLs
and parameter dispersions as system disturbances, FTOs are
able precisely observe the disturbances in finite time. Then the
FTC exactly offsets the estimated values and stabilizes all sys-
tem states at their designated points in finite time. By doing
so, the finite-time large signal stability can be obtained and the
corresponding results are proved with Lyapunov theorems.
A detailed control parameter selection guideline is provided
for practical applications. Simulations show that the proposed
method gives a wider stability margin than the conventional
PI (proportional-integral) control. Furthermore, experiments
verify its effectiveness and feasibility.
Index Terms—DC microgrid, nonlinear finite-time controls,
large signal stabilization, interleaved dual boost converter.
I. INTRODUCTION
In a DC microgrid (MG), distributed generators (DGs), energy
storage systems (ESSs) and renewable energy sources (RESs)
have their own terminal output voltages, which may be at low
voltage levels [1]–[3]. It is not economically possible and also
inconvenient to continuously stack up the DC sources to obtain
high voltages. Furthermore, the unregulated source voltages may
easily deviate from the required level with heavy loads, possibly
damaging voltage-sensitive equipment. To overcome these dif-
ficulties, a widely accepted solution is use step-up converters
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to boost the source voltage to a wanted level. Conventional
boost converters (CBCs) would be representatives. However, as
highlighted in [4], CBCs have a limited boost ratio due to the
existence of capacitor- and inductor-parasitic resistors. In addi-
tion, inductor current saturation problems also make CBCs not
suitable for high power applications [5]. Although transformers
can be used together with CBCs to accommodate high voltage AC
applications, the configuration is not recommended for systems
requiring high power density and low costs, as the transformers
need additional capital investments and space. Moreover, when
interfacing converters are linked to DC sources, current ripples
should be suppressed within an acceptable range, to potentially
prolong the source useful life.
To improve the voltage ratio and maintain small current
ripples, an interleaved dual boost converter (IDBC) containing
two mirrored interleaved boost converters (IBC) was proposed
in [6]. Each IBC has N CBCs connected in parallel, and the
complementary pair switches of CBCs are controlled by pulse-
width modulation (PWM) signals with phase shifts. In this way,
ripples in the current drawn from a DC source can be remarkably
reduced. For IDBCs, the potential difference between the positive
port of the upper IBC and the negative port of the lower is
defined as the total output voltage. Therefore, IDBCs generally
have much higher voltage ratios than CBCs, allowing for wider
voltage operation ranges and more flexible selection of the rated
bus voltage [6], [7].
For an IDBC-enabled high power DC MG, stable system oper-
ation is an important issue. However, many modern active loads,
such as motor drives and power electronic loads when tightly
regulated, behave as constant power loads (CPLs). These CPLs
tend to draw constant power disregarding DC bus variations.
From the small signal point of view, CPLs present incremental
negative impedances that may interact with source converters
posing threats to MG stability [8]–[10]. The DC MG stability
can further deteriorate when CPLs vary rapidly in a wide range,
introducing large signal disturbances to the system. Furthermore,
when IDBC are working in a long run, converter parameters (e.g.,
capacitances and inductances) may drift away from their nominal
and real values, causing parameter uncertainties, which will also
aggravate the MG stability. To stabilize DC MGs, both linear and
nonlinear approaches have been presented in the literature.
The simplest linear method is to add passive components
(resistors) into DC networks to increase the system damping
[11], [12]. However, the components will inevitably consume
power, which downgrades the overall system efficiencies. Thus,
in [13], active damping methods are proposed to modify the DC
converter control loop to emulate resistances, but the methods
may sacrifice CPL performances. In [14], diverse versions of
virtual resistors are incorporated into DC MGs to revise system
minor loop transfer functions. A frequency-adaptive low pass
filter is reported in [15] to mitigate the destabilizing effects caused
by the CPLs. A passivity-based control scheme is examined in
[16] where the output and input impedances of source converters
and CPLs are all shaped to have positive real parts. Then the
entire DC MG is passive with a wide stability margin. Controller
designs based on passivity rules can also be found in [17] and
[18]. It should be mentioned that most linear stabilizations are
derived based on small signal models which are merely effective
around a particular equilibrium, and there is no indication of how
far away from the equilibrium that the linearizations maintain
valid.
In contrast, nonlinear approaches consider the converter intrin-
sic nonlinearities and are expected to attain the system stability
in a full operating range. For example, a virtual capacitor con-
troller is presented in [19], where the region of attraction can
be estimated by fuzzy modeling and establishing linear matrix
inequalities (LMIs). The LMI technique is further implemented
in an AC system to predict the maximum apparent power of
sources [20]. A shunt active damper derived from the LMI is
also shown in [21] to reinforce the DC bus stability in the
large signal sense. Yet, these LMI enabled controllers require an
iterative evaluation of LMI tools, which would not be applicable
for online operations. In [22], a model predictive control is
designed to achieve an optimal trade-off between CPL impedance
modification and DC voltage variation. However, similar to [17],
the predictive controller assumes that the power quantity of the
CPL is known and the desired stabilization may fail when there is
a substantial CPL variation. In [23], a composite controller helps
to realize the large signal stability of DC MG in a decentralized
way. Follow-up efforts are made in [24], where a novel fine-tuning
factor is introduced into the controller, helping to refine transient
dynamics without affecting stability. It is worth mentioning that
the controller designs in [23], [24] presume that the high order
derivatives of CPL changes are bounded. DC power systems are
input-to-state stable in theory, and only rough estimations are
accomplished. In [25], a large signal stability criterion based
on a complex mixed potential theory is proposed. However, the
criterion is deduced based on a simplified linear system, which
cannot be generalized to nonlinear converter models. In [26], a
family of sliding mode controller is proposed to tailor the system
convergence rate in either semiglobal/global finite-time or fixed-
time. In [27], the system convergence and transient responses can
be estimated by designing a quadratic Lyapunov function.
To resolve the problem recognized in the existing works
and fill up the gap that rare studies focus on the stability
of high power DC MG enabled by the IDBC, a finite-time
large signal stabilization scheme is proposed in this paper. The
scheme introduces a proper coordinate transformation to map
the original states of IDBC into a new space. The dynamics
of the newly-formulated states are disturbed by CPLs as well
as system parameter uncertainties. Next, by means of premium
finite-time observers (FTOs), unlike [23], [24] where observer
gains are intentionally enlarged to suppress observing errors,
system disturbances under the proposed scheme can be accurately
tracked in finite time. Then a nonlinear finite-time control (FTC)
law is designed to exactly offset the destabilizing effects imposed
by CPLs and uncertain parameter variations, and the large signal
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Fig. 1. A DC MG with dispatchable units (DUs), renewable energy sources
(RESs), constant power loads (CPLs) and resistive load.
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Fig. 2. A simplified high power DC MG with an interleaved dual boost
converter (IDBC) feeding an equivalent lumped load (Plump).
stabilization for the high power DC system can also be proved
with Lyapunov theorems. Note that the stabilization scheme is
arguably implemented in the IDBC based high power application
for the first time. Its advantages can be summarized as follows:
• There is no requirement of using any specific stability crite-
ria. The finite-time stabilization is autonomously guaranteed
in the large signal sense under the proposed scheme.
• There is no local linearization around a specific equilibrium.
The DC system can operate at any designated point as long
as the point is in the range permitted by hardware.
• There are no destabilizing impacts of CPLs and parameter
dispersions intruding into the closed-loop control system.
System performances can be rapidly recovered even in the
case of fierce loading changes.
The remaining of this paper is organized as follows. Section
II describes the system layout and modeling. FTOs and FTC are
designed in Section III, where large signal stability analyses are
provided. Simulations and experimentations are provided in Sec-
tions IV and V. Finally, Section VI concludes the contributions.
II. SYSTEM DESCRIPTION AND MODELING
Fig. 1 shows a typical DC MG integrated with PV panels,
wind turbines, electronic loads, motor drives and some other
power sources. Maximum power point tracking algorithm should
be applied to optimize the energy harvesting from PVs and
wind turbines. As explained in [28], electronic loads and motor
drives can be modeled as CPLs. Resistive loads are passive
components that will contribute to the damping in the DC system.
The electrical sources, e.g., fuel cells, DC generators and energy
storages are defined as dispatchable units (DUs) since they can
be scheduled to regulate the DC bus voltage. These DUs can be
interfaced with IDBCs to be applied at higher power. According
to Fig. 1, the power balancing equation can be expressed as
PDU = Plump = PR + PL + PM − PPV − PWT . (1)
where PR, PL, PM stand for the powers consumed by resistive
load, electronic load and motor drive. PPV and PWT represent
the powers produced by PV panel and wind turbine.
To have a clear view on the implementation of the large
signal stabilization scheme in the IDBC and to better illustrate
the system modeling, an IDBC enabled high power DC MG is
displayed in Fig. 2. As mentioned previously, there are two IBCs
mirrored to each other. Each IBC has N bridges accepting PWM
signals with shifted phases for a given duty ratio. In reality, the
inductances of the upper or lower IBC are designed to be identical
for system symmetry and the ease of converter controls. Then,
as in [6], the reduced-order IDBC model can be given as
Lui̇Lu = vin − (1− du)vC1,
C1v̇C1 = (1− du)iLl − io,
Ll i̇Ll = −(1− dl)vC2 + vin,
C2v̇C2 = −io + (1− dl)iLl.
(2a)
(2b)
(2c)
(2d)
where iLu =
∑N
j=1 iLj and iLl =
∑2N
j=N+1 iLj are the summed
equivalent current of two IBCs, respectively. In the upper IBC,
since N inductors are connected in parallel, the equivalent
inductances are calculated as Lu = (1/N)L′u where L
′
u is the
nominal value of Lj (j = 1, ..., N). Similarly, the equivalent
inductance in the lower IBC can be written as Ll = (1/N)L′l with
L′l the nominal value of Lj (j = N + 1, ..., 2N). du and dl are
duty ratios that are uniformly applied to the N bridges in IBCs,
which means du = d1 = ... = dN and dl = dN+1 = ... = d2N
[6]. uC1 and uC2 represent the terminal voltages of IBCs. C1 and
C2 are the output capacitors. io =
Plump
vo
is the output current
where vo is instantaneous DC bus voltage. Applying Kirchoff’s
circuit laws to the IBFC topology, the equations describing the
relation of vin and vo and the relation of iin and io, can be given
as follows,
vo = vC1 + vC2 − vin (3)
io = iLu + iLl − iin (4)
By setting the left hand sides in (2a) and (2c) to be zeros while
assuming that du and dl have the same static value D, the voltage
ratio of IDBC can be given in (5) with the consideration of (3),
Vo
Vin
=
1 +D
1−D
(5)
where Vo and Vin are the steady state values of the bus voltage
and input voltage, respectively.
III. PROPOSED FINITE-TIME LARGE SIGNAL
STABILIZATION SCHEME
For proper regulation of the system in (2), there are three
challenges. Firstly, duty cycles (du and dl) are entangled with
state variables (iLu, iLl, vC1 and vC2). These entanglements
will incur nonlinear terms to the IDBC and cause difficulties for
conventional linear controllers to stabilize the DC MG. Secondly,
the output current io is de facto induced by the power profile
of Plump. Notice from Fig. 1 and (1) that Plump inherently
incorporates all possible nonlinear dynamics of both CPLs and
RESs. In this sense, the nonlinearity of CPLs and RESs would be
introduced into the IDBC, which unnecessarily complicates the
original system. Thirdly, the reduced model (2) merely utilizes
nominal inductances and capacitances. However, for N bridges
in the upper and lower IBCs in Fig. 2, there do exist differences
among inductances, and inductances/capacitances would also
deviate from their nominal values along with the aging of devices.
These parameters uncertainties, if not treated properly, will impair
control system stability.
To address the above challenges in the IDBC, a finite-time large
signal stabilization is presented in this section. Coordinate trans-
formations are performed to express (2) into a canonical system
coupled with disturbances. Then, FTOs and a FTC are designed
to completely cancel the underlying destabilizing effects, and also
ensure large signal stability under Lyapunov framework.
A. System States Mapping
For the IDBC model in (2), system state vector [iLu, vC1, iLl,
vC2]> is in a four dimensional Euclidean space. To facilitate large
signal stabilization, these states can be mapped into a new space
and expressed as [29],
z1 = 0.5Lui
2
Lu + 0.5C1v
2
C1,
z2 = viniLu,
z3 = 0.5Lli
2
Ll + 0.5C2v
2
C2,
z4 = viniLl.
(6a)
(6b)
(6c)
(6d)
Taking the differentiations of z1, z2, z3 and z4 results in,
ż1 = viniLu − vC1io = z2 + d1,
ż2 = uu + d2,
ż3 = viniLl − vC2io = z3 + d3,
ż4 = ul + d4,
(7a)
(7b)
(7c)
(7d)
where d1 = −vC1io + d̃1 and d3 = −vC2io + d̃3 are the
disturbances induced by the lumped DC load, d̃1, d2, d̃3 and
d4 represent the disturbances caused by the possible parameter
uncertainties and unmodeled dynamics, uu and ul are the equiv-
alent control inputs which can be transformed into original duty
cycles by the following equations:
uu = vini̇Lu =
v2in − (1− du)vinvC1
Lu
, (8)
ul = vini̇Ll =
v2in − (1− dl)vinvC2
Ll
. (9)
After several mathematical manipulations on (8) and (9), du
and dl can be expressed in terms of uu and ul, respectively,
du =
vin(vC1−vin) + uuLu
vC1vin
, (10)
dl =
vin(vC2−vin) + ulLl
vC2vin
. (11)
B. Finite-time Observer Design
It can be seen from (7) that the bilinear items in the rudi-
mentary IDBC model have been subtly avoided in the new state
dynamics. That is, the first challenge has been tackled. As for the
other two challenges due to nonlinear lumped load and converter
internal parameter uncertainties, they are detached from the state
variables and collectively expressed as dj (j = 1, 2, 3, 4). To
neutralize the destabilizing effects imposed by the disturbances,
FTOs are designed that can exactly estimate the disturbances in
finite time.
It is assumed that the disturbances djs are continuously dif-
ferentiable and their high order derivatives are bounded, i.e.,
dj ∈ L∞ and max
j,r
{sup|d(r)j |}6 D (r = 1, 2, 3). The assump-
tion is reasonable for most of the dynamic systems as all the
disturbances have physical meanings.
For (7a) and (7b), the FTOs are given as [30].
ż1,0 = z2 + κ1,0, ż1,1 = κ1,1,
ż1,2 = κ1,2, ż1,3 = κ1,3,
κ1,0 = z1,1 − l1,0α
1
4 sig
3
4 (z1,0 − z1),
κ1,1 = z1,2 − l1,1α
1
3 sig
2
3 (z1,1 − κ1,0),
κ1,2 = z1,3 − l1,2α
1
2 sig
1
2 (z1,2 − κ1,1),
κ1,3 = −l1,3αsign(z1,3 − κ1,2);
(12)

ż2,0 = uu + κ2,0, ż2,1 = κ2,1, ż2,2 = κ2,2
κ2,0 = z2,1 − l2,0α
1
3 sig
2
3 (z2,0 − z2),
κ2,1 = z2,2 − l2,1α
1
2 sig
1
2 (z2,1 − κ2,0),
κ2,2 = −l2,2αsign(z2,2 − κ2,1).
(13)
where the denotation siga(x) is defined as sign(x)|x|a, two sets of
parameters, (l1,0, l1,1, l1,2, l1,3) and (l2,0, l2,1, l2,2) respectively,
correspond to Hurwitz polynomials, i.e., L1(s) = s4 + l1,0s3 +
l1,1s
2+l1,2s+l1,3 and L2(s) = s3+l2,0s2+l2,1s+l2,2. α > 1 is a
scaling factor that can be utilized to adjust the observer dynamics.
In (12), z1,0, z1,1, z1,2 and z1,3 are actually the estimations of z1,
d1, ḋ1 and d̈1. Similarly, z2,0, z2,1 and z2,2 in (13) estimate the
values of z2, d2 and ḋ2 in (7b). By denoting the observing errors
of (12) as e1,0 = z1,0 − z1, e1,1 = z1,1 − d1, e1,2 = z1,2 − ḋ1
and e1,3 = z1,3 − d̈1, the error dynamics can be derived as,
ė1,0 = e1,1 − l1,0α
1
4 sig
3
4 (e1,0),
ė1,1 = e1,2 − l1,1α
1
3 sig
2
3 (e1,1 − ė1,0),
ė1,2 = e1,3 − l1,2α
1
2 sig
1
2 (e1,2 − ė1,1),
ė1,3 = −l1,3sign(e1,3 − ė1,2) + [−D,D].
(14)
By the same token, the FTO (13) induces estimating errors as
e2,0 = z2,0 − z2, e2,1 = z2,1 − d2 and e2,2 = z2,2 − ḋ2, whose
corresponding differentiations can be written as,
ė2,0 = e2,1 − l2,0α
1
3 sig
2
3 (e2,0),
ė2,1 = e2,2 − l2,1α
1
2 sig
1
2 (e2,1 − ė2,0),
ė2,2 = −l2,2sign(e2,2 − ė2,1) + [−D,D].
(15)
Following the results in [30], the error systems in (14) and (15)
are finite-time stable, which means error dynamics will be forced
to zeros in finite time To. When t > To, z1,i (i = 0, 1, 2, 3)
will accurately converge to z1, d1, ḋ1 and d̈1, individually,
and z2,k, (k = 0, 1, 2) will also strictly track z2, d2 and ḋ2
respectively. Note that (7c) and (7d) bear the identical formats
with respect to (7a) and (7b). It is thus possible to construct
the same observers as in (12) and (13) to estimate disturbance
quantities. Specifically, z3,i (i = 0, 1, 2, 3) and z4,k (k = 0, 1, 2)
will precisely approach z3, d3, ḋ3, d̈3, z4, d4 and ḋ4 respectively,
with z3,i and z4,k being the FTO states.
C. Finite-time Controller Design
After knowing the disturbance estimations given by the preced-
ing FTOs, it is imperative to detach the impacts of these distur-
bances from the IDBC system regulation. To this end, a nonlinear
finite time controller is designed and several intermediary error
states are introduced in (16) to better illustrate the desired large
signal stabilization scheme.{
ε1 = z1 − z1ref , ε2 = (z2 − z2ref )/γ, vu = (uu − uuref )/γ2,
ε3 = z3 − z3ref , ε4 = (z4 − z4ref )/γ, vl = (ul − ulref )/γ2,
(16)
where γ > 1 is a scaling gain that is similar to α in (12) and (13),
z1ref , z2ref , z3ref and z4ref represent the reference signals of
states in (7), whereas the references of control inputs of (7) are
uuref and ulref , vu and ul denote the virtual control variables
that are designed as follows,{
vu = −k1sig1+2τ (ε1)− k2sig
1+2τ
1+τ (ε2),
vl = −k1sig1+2τ (ε3)− k2sig
1+2τ
1+τ (ε4),
(17)
wherein τ is a homogeneous degree that resides in the range
of (−0.5, 0), as detailed in [31]. By varying τ , the dynamics
of the control system with the finite-time stabilization can be
modified, which will be detailed in the subsequent context. k1 and
k2 are control parameters subjected to a Hurwitz polynomial, i.e.,
K(s) = s2 + k2s+ k1. As per (16), uu and ul can be expressed
in terms of vu and vl individually, i.e.,{
uu = γ
2vu + uuref ,
ul = γ
2vl + vlref .
(18)
Then, the actual duty ratios du and dl can be easily calculated
by substituting uu and ul into (10) and (11).
Returning to the mathematical relation of the IDBC output
voltage and input voltage as depicted in (3) and assuming that
the terminal voltages of the two IBCs in Fig. 2 are the same, the
references for vC1 and vC2 are given as
vC1ref = vC2ref = 0.5(Voref + vin), (19)
where Voref is the reference value of DC bus voltage. By virtue
of (19), (6a) and (6c), z1ref and z2ref can be identified as
z1ref = 0.5Lu(
vC1ref io
vin
)2 + 0.5C1v
2
C1ref ,
z2ref = 0.5Ll(
vC2ref io
vin
)2 + 0.5C2v
2
C2ref .
(20)
Then, according to (7), z2ref , z4ref , uuref and ulref can be
calculated as,
z2ref = ż1ref − z1,1,
uuref = ż2ref − z2,1 = z̈1ref − z1,2 − z2,1,
z4ref = ż3ref − z3,1,
ulref = ż3ref − z4,1 = z̈3ref − z3,2 − z4,1.
(21)
Substituting (17) into (16), the closed-loop dynamic system
comprising the intermediary error states can be deduced in the
following compact form,
˙̄ε = γ[g1 g2 g3 g4]
> + [ϕ1 ϕ2 ϕ3 ϕ4]
>, (22)
where ε̄ = [ε1 ε2 ε3 ε4]>, g1 = ε2, g2 = −k1sig1+2τ (ε1) −
k2sig
1+2τ
1+τ (ε2), g3 = ε4, g4 = −k1sig1+2τ (ε3) − k2sig
1+2τ
1+τ (ε4),
ϕ1 = d1− z1,1, ϕ2 = 1γ (d2 + ż1,1− z1,2− z2,1), ϕ3 = d3− z3,1,
ϕ4 =
1
γ (d4 + ż3,1 − z3,2 − z4,1).
D. Finite-time Large Signal Stability Analysis
Based on (22), the intention hereby is to show that all com-
ponents in ε̄ can be rigorously regulated to zeros in a finite-time
duration, which is proved as follows.
Stage 1 Trajectories of the state variables in (22) are uniformly
bounded before To which is the convergence time of FTOs.
Construct a Lyapunov function for (22) as V = V1 + V2 =
Ξ>1 PΞ1 + Ξ
>
2 PΞ2, where P is a positive definite matrix that
satisfies A>P + PA> = −I and A = [0 1;−k1 − k2]. Ξ1 and
Ξ2 are state vectors defined as
Performing differentiation on V along with time gives
V̇ = γ
2∑
j=1
∂V1
∂εj
gj + γ
4∑
j=3
∂V2
∂εj
gj +
2∑
j=1
∂V1
∂εj
ϕj +
4∑
j=3
∂V2
∂εj
ϕj .
(23)
Referring to the Homogeneity theory as in Lemmas 1-3 (see
Appendix) from [31], V1 and V2 are inherently homogeneous of
degree 2 − τ , denoted as V1, V2 ∈ H2−τ . Additionally, it can
also be recognized that ∂V1/∂ε1, ∂V2/∂ε3 ∈ H1−τ , g1, g3 ∈
H1+τ , ∂V1/∂ε2, ∂V2/∂ε4 ∈ H1−2τ and g2, g4 ∈ H1+2τ . With
these relations and based on [31], the following expression holds,
V ′ = (
2∑
j=1
∂V1
∂εj
gj +
4∑
j=3
∂V2
∂εj
gj) ∈ H2. (24)
which implies that V ′ is homogeneous of degree 2. In this sense,
according to the operation fundamentals of the homogeneity
theory, it is possible to make V comparable to V ′ by lifting V
to the power of 22−τ , as in Lemma 3, and there is a constant c
sufficing
V ′ 6 −cV
2
2−τ . (25)
As for the third item associated with ϕj in (23), it can be
manipulated with Young’s inequality (see Lemma 4) as [32]
2∑
j=1
∂V1
∂εj
ϕj 6|
∂V1
∂ε1
|$ + |∂V1
∂ε2
|$
6(|∂V1
∂ε1
|
2
1−τ )
1−τ
2 ($
2
1+τ )
1+τ
2
+ (|∂V1
∂ε2
|
2
1−2τ )
1−2τ
2 ($
2
1+2τ )
1+2τ
2
6
1− τ
2
(|∂V1
∂ε1
|
2
1−τ ) +
1 + τ
2
$
2
1+τ
+
1− 2τ
2
|∂V1
∂ε2
|
2
1−2τ +
1 + 2τ
2
$
2
1+2τ
6
1
2
c∗V
2
2−τ +
1
2
∆,
(26)
where c∗ > 2(1− 2τ), ∆ > (1 + τ)$
2
1+τ + (1 + 2τ)$
2
1+2τ , and
$ = sup|ϕj | for j = 1, 2, 3, 4. Similar to the deductions in (26),
the fourth item in (23) can be extended as
4∑
j=3
∂V2
∂εj
ϕj 6
1
2
c∗V
2
2−τ +
1
2
∆. (27)
Substituting (25), (26) and (27) into (23) results in
V̇ 6 −(γc− c∗)V
2
2−τ + ∆. (28)
The inequality (28) holds in the case that the observing errors
of FTOs have not been enforced to zeros before To. For a level
set Ωδ = {ε̄|V
2
2−τ 6 δ}, since γ is only related to the control
gain, it is always feasible to enlarge γ such that ∆ < (γc− c∗)δ.
When ε̄ is outside Ωδ , the corresponding V
2
2−τ is no less than
δ, it is easily inferred that V̇ < 0 meaning each elements in ε̄,
can always be captured by Ωδ . In this sense, when the observing
errors of FTOs have not been reduced to zeros before To, the
control system given by (22) is uniformly bounded. More basic
and professional knowledge regarding Lyapunov techniques can
be found in [33].
Stage 2 Each components in ε̄ can be stringently forced to
the origin after To. As mentioned previously, FTOs can rigidly
enforce the observing errors to zeros right after To, which has
been endorsed by [30]. In view of this, ϕj (j = 1, 2, 3, 4) which
is closely related to observation errors, should be set as zeros,
and there no longer exist c∗ and ∆ in (26) and (27). Afterwards,
the overall Lyapunov function derivative of (28) can be degraded
into
V̇ 6 −γcV
2
2−τ . (29)
Separating variables and integrating (29) over the time t, it can
be obtained that
V
−τ
2−τ 6
τ
2− τ
γct+ V
−τ
2−τ
0 , (30)
where V0 represents the value of V at the time of To, and it
actually equals δ, once the control gain γ is determined. Note
that V is a function in terms of time t. Based on (30), the time
Tc when V reaches zero can be easily obtained by setting t in
(30) to zero,
Tc 6
τ − 2
τγc
V
−τ
2−τ
0 . (31)
From (31), it is concluded that intermediary errors in (22) under
the proposed large signal stabilization scheme can be regulated to
zeros within Tc after To. Note that Tc is pertinent to V0: a larger
V0 leads to longer Tc. The illustrative sketch is detailed in Fig.
3. For t ∈ [To, To + Tc], disturbances in (7) have been precisely
estimated. While for t ∈ [To + Tc, +∞], the destabilizing
effects of disturbances have been exactly offset by the nonlinear
controller, which also helps to realize large signal stability of the
entire MG. The overall stabilization duration is Ts = To + Tc.
After Ts, ε̄ is limited at the original, and the mapped states
zj (j = 1, 2, 3, 4) will accurately track their respective references
given by (20) and (21). Consequently, the DC bus voltage and two
capacitor voltages in the IDBC will approach to the individual
desired values in (19), i.e., vo → Voref , vC1 → vC1ref and
vC2 → vC2ref .
t t T t T
T T
Fig. 3. The sketch of To and Tc.
vC
vC
iLu
iLl
z
z
z
z
z z
z
z z
z
du dl
iLu/N
iL
iL
iLN
..
.
d
d
dN
..
.
iLl/N
iLN
iLN+
iL N
..
.
dN+
d N
..
.
dN+
dc ,dc ,..., dcN dcN+ ,dcN+ ,..., dc N
Fig. 4. Control diagram of the IDBC-enabled high power DC MG with
the proposed large signal stabilization scheme, incorporated with current
balancing modules.
E. Practical Implementation of Stabilization Scheme
The IDBC model includes the sum of inductor currents in the
upper and lower IBCs. However, only regulating the total currents
of the two IBCs may not be satisfactory as circulating currents
may be induced due to the minor differences in real inductances
and the executed duty ratios for multiples bridges. To solve this
problem, typical current balancing compensators are integrated
into the full IDBC model to generate compensation signals
to correct duty ratios conveyed from the finite-time controller.
Corresponding control diagram of the IDBC integrated with the
compensators is shown in Fig. 4.
In Fig. 4, dcj (j = 1, 2, ..., N) and dcj (j = N + 1, N +
2, ..., 2N) are the practical duty ratios for all bridges of IDBC.
These duty ratios are processed by interleaved modulations to
produce PWMs such that the ripples in the output current of
the DC source can be suppressed, thus potentially extending the
source life time. ∆dj (j = 1, 2, ..., 2N) are compensation signals
given by proportional-integral (PI) controllers, i.e., ∆dj = kpej+
ki
∫
ejdt, where kp and ki are PI parameters, and ej is either
iLu/N − iLj for the upper IBC or iLl/N − iLj for the lower
IBC. On the other hand, small PI controller parameters in Fig. 4
can be selected so that the compensator dynamics are significantly
slowed down and decoupled from the proposed FTC. In this way,
∆dj can be viewed as constants from the perspective of the FTC.
Moreover, stability analysis in (24)-(31) does not involve ∆dj at
all. Thus, the large signal stabilization endowed by FTOs and
FTC still holds even in the presences of current compensators.
F. Discussions
1) Implementation logics in Fig. 4: It is obvious from Fig. 4
that the implementational logics of our proposed scheme are clear
and can be divided into three steps. First step: The voltage values
vC1 and vC2 and current values iLu and iLl should be collected
via sensors. These electrical measurements are fed to coordinated
transformations of (6) and obtain new states z1, z2, z3 and z4.
Second step: Feed z1, z2, z3 and z4 to the observers as described
in (12) and (13) which further gives the estimated values z1,1,
z1,2, z2,1, z3,1, z3,2, and z4,1. Third step: The new state variables
and the estimation values should be fed to the nonlinear controller
(18) to attain equivalent control inputs. The inputs are processed
by (10) and (11) to get real control inputs du and dl. Then du
and dl are given to current balancing compensators to produce
duty cycle for each bridge in the DC/DC converter.
2) Measurements required by the proposed large signal stabi-
lizer: For the generic topology in Fig. 4, 2N currents and two
capacitor voltages should be sensed and fed to the controller. In
hardware experiments, totally six phases are used, and there are
six currents and two voltages that should be measured by sensors.
3) Unnecessary to know the lumped load models.: The pro-
posed finite time large signal control scheme has subtly expressed
the dynamics of the lumped load into system disturbances. By
using FTOs and FTC, the internal system states can be stabilized
in the large signal sense, and the impacts of load models on
DC system can be fully canceled. Therefore, it is unnecessary
to know the exact lumped load models. This is an outstanding
benefit offered by the proposed stabilizer.
4) Comparisons with other nonlinear methods: Sliding mode
control (SMC) is normally designed based on a particular oper-
ating point [34]. Although the slide mode surface is constructed
subjected to Lyapunov stability framework, the steady state
performance of the DC converter under SMC would be not
satisfiable if the real operating point differs from the nominal
one. H∞ control in [33] and the flatness-based control suffer from
the similar difficulty that their control input is related to a certain
loading condition. The adaptive passivity control in [29] could be
extended to the IDBC topology. However, the passivity scheme
encounters transient oscillations and have limited stability margin
as in PI controls. Different from all these advanced methods,
the proposed finite-time large signal scheme allows for infinity
stability margin in theory. Moreover, as shown in Fig. 8, both
transient dynamics and steady state regulations are smooth and
stable.
5) DC bus voltage level selection: The standard bus voltage
is set as 300 V in this paper. Nevertheless, the IDBC under the
control of the finite-time large signal stabilizer can also used to
escalate the bus voltage to higher bus voltages like 400 V for
the integration with a single phase AC system or 700 V for the
connection to an AC distribution system [35].
IV. SIMULATION RESULTS
As understood from Section III, there are multiple control
parameters in FTOs and FTC, which should be identified for
system dynamic evaluations and performance verifications. How-
ever, unlike the classical PI controller design, no widely-received
standards exist for the premium finite control. As such, an explicit
parameter selection guideline for observers and the nonlinear con-
troller is presented in this section, and current ripple mitigations
enabled by the IDBC topology is also developed.
A. Control Parameter Selection Guideline
To properly configure control parameters in the FTOs and FTC,
a representative IDBC with upper and lower IBCs having three
bridges is utilized, which means N in the generic IDBC circuitry
of Fig. 2 is 3. Main system parameters are listed in Table I.
TABLE I
SYSTEM PARAMETERS
Parameter Description Value
vin Input voltage 100 V
Voref Nominal DC bus voltage 300 V
Lj (j = 1, 2, 3) Upper IBC inductance 3 mH
Lj (j = 4, 5, 6) Lower IBC inductance 3 mH
Cj (j = 1, 2) IBC capacitance 470 uF
fsw Switching frequency 10 kHz
fsa Sampling frequency 10 kHz
RL Resistive load 200 Ω
kp, ki
PI parameters in the current
balancing compensators 0.2, 1
i
z
Fig. 5. Control parameter selection guideline for the FTOs and FTC. (a)
z1,1 dynamic responses in the FTO with γ = 600, τ = −0.15 and various
α; (b) DC bus voltage vo dynamics with α = 2500, τ = −0.15 and various
γ; (c) DC bus voltage vo dynamics with α = 2500, γ = 600 and various τ ;
As explained in Section III B-C, l1,j (j = 0, 1, 2, 3) and
l2,j (j = 0, 1, 2) in observers (12)-(13) are coefficients of Hurwitz
polynomials L1(s) and L2(s), individually. Then, l1,0, l1,1, l1,2
and l1,3 can be identified as 8, 24, 32 and 16 by assigning
four repeated poles of −2 to L1(s). Similarly, l2,0, l2,1 and
l2,2 are determined as 6, 12 and 8. For FTOs applicable to
(7c) and (7d), the corresponding parameters l3,j (j = 0, 1, 2, 3)
and l4,j (j = 0, 1, 2) can be chosen identical to l1,j and l2,j ,
respectively, because (7c) and (7d) bear the same form as in (7a)
and (7b). In (17), k1 and k2 denote the coefficients of K(s); they
can be given as 4, by placing the repeated poles of −2 to K(s).
Based on the above configurations, the dynamics of the state
ẑ1,1 in (12) and DC bus voltage transients with respect to different
settings of α, γ and τ are shown in Fig. IV-A. In Fig. IV-A(a),
γ and τ are temporarily scheduled as 600 and −0.15. α in all
FTOs is configured as 1500, 2000 and 2500 respectively, and the
convergence time of ẑ1,1 in (12) is estimated as 0.0018 s, 0.0015
s and 0.001 s. Notice that the FTC will stabilize the intermediary
states in (22) at the origin in finite time only after the observers
iL iL iL
i i
n
iL iL iL
i o
Fig. 6. System level simulations for IDBC enabled DC MG with a 500 W
CPL plug-in and plug-out.
have finished their tracking transients. It is thus recommended to
adjust the FTOs to be slightly faster than the controller dynamics.
As such, α in the IDBC application should be selected as 2500 to
obtain sufficiently rapid observers. Afterwards, the FTC dynamics
are evaluated against different γ in Fig. IV-A(b) where α is fixed
at 2500 and τ keeps unchanged. Initially, the IDBC is merely
feeding the resistive load. When a CPL of 500 W is integrated
to the DC bus at 0.005 s, it is apparent that larger γ results
in a shorter bus voltage restoration and smaller voltage dip. In
the case of γ = 600, the voltage restoration accounts for around
0.004 s which is four times of the converging duration (0.001 s) of
the FTOs. This set of parameters (α = 2500, γ = 600) allow for
better dynamic coordination between the FTOs and FTC, and will
be used in subsequent simulations and experiments. Proceeding
to Fig. IV-A(c), bus voltage dynamics are displayed with τ being
−0.15,−0.3 and −0.45, respectively. With the decrease of τ , the
maximum voltage drop is reduced from about 4.5 V to 4 V and
3.5 V, while the voltage restoration time is almost not affected at
0.004 s. This observation indicates that the introduction of τ into
the control system might help to modify the transient responses
and improve voltage quality of the power DC MG. To fully benefit
from τ , τ is hereby selected as −0.45. In fact, there are totally
three parameters that need tuning, i.e., α, γ, and τ . Ideally, α and
γ should be selected as large as possibly, and τ should be close
to −0.5, to attain desired dynamics.
B. System Level Simulation
iL iL iL
iL iL iL
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Fig. 7. Zoomed-in view of Fig. 6 from 0.25 s to 0.2505 s.
Fig. 8. Stability margin comparison between conventional PI controller de-
signed according to [6] and the proposed large signal stabilization scheme.
(a) PI controller in [6]; (b) Proposed large signal stabilization scheme.
Fig. 6 shows system level simulation results of the IDBC-
based DC MG with new loading conditions. At the beginning,
a resistive load of 200 Ω is integrated to the DC bus, which
is rigorously regulated at 300 V. At the instances of 0.2 s and
0.4 s, a CPL of 500 W is plugged in and disconnected from
the DC bus, and the overall system consistently works stably
disregarding load changes. The six inductor currents iLj (j =
1, 2, ..., 6) are detailed in Figs. 6(b) and (c). Clearly, there are
current ripples of around 1.8 A in iLj . Revisiting (4), the output
current of the DC power source equals the summation of these
inductor currents with the subtraction of the load current io, i.e.,
iin =
∑6
j=1 iLj−io. Due to the filtering effects of two capacitors
in the IDBC, most of the high frequency components in io will
be perfectly filtered and io is almost smoothened to be a constant.
By using the interleaved modulations in Fig. 4, the total current
that the IDBC draws from the DC source is exempted from any
ripple contaminations, which helps to protect the DC source and
extend its remaining useful life. This fact can also be justified by
the zoomed-in view of the iLj and iin in Fig. 7 where iin is a
Fig. 9. Experimental platform to validate the proposed stabilization scheme.
purely DC signal of around 9.5 A.
C. Stability Margin Comparison
Stability margin comparisons between the proposed large sig-
nal stabilization scheme and the conventional double-loop PI
controls in [6] are provided in Fig. 8. All control parameters for
the FTOs and FTC have been determined by the design guideline
in Section IV A. In contrast, for the work in [6], the two IBCs are
respectively controlled by the double-loop PI controls. It should
be noted that PI controllers are not empirically tuned but they are
designed based on classical control mechanism as documented
in [2], [29]. For each IBC, the current control loop is required
to have a crossover frequency (fcr) of 1000 Hz and a phase
margin (PM) of 80◦. The voltage control loop should have fcr =
100 Hz and PM = 80◦. Conforming to this requirement, the PI
parameters for the IDBC configuration in this paper could be
calculated, i.e., kp = 0.0309, ki = 34.37 for the current loop
and kp = 0.58, ki = 64.43 for the voltage loop. Considering the
worst case, only CPL is used in comparative simulations. Fig. 8(a)
depicts the DC bus voltage profile with a CPL increasing from
1 kW under the traditional PI controls. It is conspicuous that the
DC system is destabilized when the CPL rises to 5 kW. However,
the IDBC equipped with the large signal stabilization scheme can
still be well stabilized, even when the CPL surges to 6 kW, as
seen from Fig. 8(b), which means the proposed method allows
for a wider stability margin than the conventional PI control. In
fact, the stability analyses in Section III D is irrelevant to load
models, and hence, the stability margin endowed by the proposed
large is infinite in theory.
V. EXPERIMENT TESTS
To verify the effectiveness of the proposed large signal stabi-
lization scheme, an experimental platform is built up, as shown in
Fig. 9. The platform includes a six-bridge IDBC converter feeding
a resistive load and a CPL emulated by a programmable electronic
load. The electronic load is Chroma 63210 DC Electronic Load.
When it is configured in constant resistance mode, the resistive
load ranges from 3.3 Ω to 13200 Ω. When it is configured
in constant current mode, the current ranges from 0 A to 150
A. When it is configured in constant power mode, the power
ranges from 0 W to 14.5 kW. A controller board mounted
with a DS38335 is adopted to collect current/voltage signals,
execute FTOs/FTC algorithms and generate PWMs signal for the
converter. The system parameters are the same as in simulations
(see Table I). The entire finite-time control system follows the
architecture given in Fig. 4.
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Fig. 10. (a) Experimental results with a resistive load changing from 200 Ω
to 100 Ω and CPL being disabled; (b) Zoomed-in view of (a).
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Fig. 11. (a) Experimental results with a large CPL step-up from 0 W to 2
kW and the resistive load is fixed at 200 Ω; (b) Zoomed-in view of (a).
A. Case 1: Loading Variations
Experimental results for the change of loading condition are
presented in Figs. 10 and 11. In Fig. 10, the CPL is not enabled
and the system is initially integrated with the resistive load of
200 Ω. Apparently, the DC bus voltage vo is stably regulated
at 300 V. The input voltage vin of the IDBC is 100 V. The
two capacitor voltages, vC1 and vC2 are read as 200 V. It can
be verified that the mathematical relation of vo, vin, vC1 and
vC2 is in perfectly agreement with the expression of (3), i.e.,
vo = 300 V = vC1 + vC2 − vin = 200 V × 2 − 100 V. The
summed inductor currents of the upper and lower IBCs, iLu and
iLl are identical as 3 A. When an other resistive load of 200
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Fig. 12. (a) Experimental results with Voref stepping down from 300 V
to 250 V while the resistive load and CPL are fixed at 200 Ω and 2 kW,
respectively; (b) Zoomed-in view of (a).
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Fig. 13. (a) Experimental results with vin deviating from 100 V to 80 V
while the resistive load and CPL are fixed at 200 Ω and 2 kW, respectively;
(b) Zoomed-in view of (a).
Ω is coupled to the DC bus, iLu and iLl, are doubled instantly
and controlled at 6 A, whereas the DC bus voltage is stably
maintained at the rated value of 300 V.
Fig. 11 shows the system dynamics when a harsh loading
situation takes place. To start with, the resistive load is 200
Ω and the CPL is not in operation. In the case that the CPL
increases from 0 W to 2 kW, as seen from Fig. 11, iLu and iLl
are boosted to 16.33 A. Note that the CPL power is larger than
the resistive load power, hence, CPL still dominates the total load
[2]. Although there are overshoots in currents and undershoots in
voltages during transient state, the overall DC MG is favorably
stabilized under such a large load change, which certainly attests
to the effectiveness of the proposed method for attaining the large
signal stability.
B. Case 2: Voref and vin Variations
Upon the operating point in Fig. 11, the 2 kW CPL and resistive
load are all integrated into the system. This point means the DC
system is heavily loaded. Given a certain power of the CPL,
from the perspective of the small signal modeling, the lowered
terminal voltage across the CPL results in the increased negative
impedance which may more easily induce instability [2]. In this
context, the voltage reference signal Voref is deliberately trun-
cated by 50 V decreasing to 250 V, and the pertinent experimental
results are given in Fig. 12. From Fig. 12, it is seen that vC1 and
vC2 concurrently fall to 175 V when vo is driven to 250 V as
it responds to the change of Voref . Notice that vin, vo, vC1 and
vC2 still satisfy the mathematical relation in (3). The currents
iLu and iLl are well stabilized at 16.33 A. Fig. 13 shows the
system dynamic performances when the input voltage vin of the
IDBC is reduced from original 100 V to 80 V. To maintain the
relation in (3), vC1 and vC2 accordingly decrease to 190 V. iLu
and iLl increase from 16.33 A to 19.39 A to ensure the balance
between the power generation and load consumption. In spite of
the sudden drop of vin, the DC bus voltage can still be regulated
at 300 V stably. Based on the above interpretations of Figs. 12
and 13, it can be concluded that the composition of the FTOs
and FTC in the proposed large signal stabilization scheme can
elegantly handle the destabilizing effects inured by variations of
Voref and vin.
VI. CONCLUSION
This paper has proposed a large signal stabilization scheme
that synthesizes the FTOs and FTC for the IDBC converter
applied in high power DC MG. To analyze the destabilizing
effects of CPL and internal parameter uncertainties, the effects
have been expressed into system disturbances. FTOs can precisely
estimate the disturbances and the estimated quantities are further
exactly canceled in the proposed FTC controller. Besides, FTC
also rigorously drives all states in the IDBC to stabilize at
their expected values in finite time. Thanks to the large signal
stabilization method, in theory, the DC system can operate at
any equilibrium that is within hardware’s limitation, which has
been justified by using Lyapunov techniques. Simulation results
have shown that the proposed approach endows a larger stability
margin than the conventional PI control. The effectiveness of
the FTOs and FTC are also verified by experiment tests. By
means of the proposed approach, no specific stability criterion is
needed, no localized linearization is used, and the destabilizing
impacts of CPLs and parameter uncertainties are fully neutralized.
Hence, the controller can stabilize the DC system in a very wide
operating range.
APPENDIX
Some preliminaries regarding Homogeneity theory and
Young’s inequality are provided here to better understand the
derivations in Section III.
Lemma 1 : For a continuous scalar function V =
f(x1, . . . xm, . . . , xn), V is homogeneous of degree ζ, denoted
by V ∈ Hζ , if there exists a real number ε > 0 such that
εζ = f(εr1x1, . . . ε
rmxm, . . . , ε
rnxn), (A1)
where rm = 1 + (m − 1)τ and τ ∈ (−1/n, 0). r =
(r1, . . . , rm, . . . , rn) is a dilation weighted vector.
Lemma 2 : If there are two scalar functions V1 and V2 which
are homogeneous of degree ζ1 and ζ2 individually with respect
to the dilation r, then the following inference holds,
V1 ∈ Hζ1 , V2 ∈ Hζ2 =⇒ V1V2 ∈ Hζ1+ζ2 (A2)
Lemma 3 : If both V1 and V2 are positive definite, it is possible
to manipulate them to be comparable and there also exist two
positive constants pd and pu such that
pdV
ζ2/ζ1
1 ≤ V2 ≤ puV
ζ2/ζ1
1 (A3)
From (A3), it is easy to understand that the originally incompa-
rable V1 and V2 are adapted to be comparable by simply raising
the base V1 to the power of ζ2/ζ1. An intuitive explanation is that
the homogeneous degree of V1 is lifted to V2, which is exactly
the homogeneous degree of V2. Moreover, when touching on the
homogeneous degree of derivative operations, according to the
documentation from [31], ∂V/∂xm is homogeneous of degree
ζ − rm, i.e., ∂V/∂xm ∈ Hζ−rm .
Lemma 4 : Young’s inequality is given as the following,
ab ≤ a
p
p
+
bq
q
,
1
p
+
1
q
= 1, (A4)
where a and b are nonnegative real numbers. p and q are real
numbers greater than 1. Based on (A4), Young’s inequality can
be equivalently derived as,
aαbβ ≤ αa+ βb, α+ β = 1. (A5)
Derivations from (8)-(9) to (10)-(11): Moving Lu, Ll, v2in,
vin, vC1, and vC2 to the left-hand sides of (8)-(9) gives{
du = 1− v
2
in−uuLu
vinvC1
=
vinvC1−v2in+uuLu
vinvC1
dl = 1− v
2
in−ulLl
vinvC2
=
vinvC2−v2in+ulLl
vinvC2
(A6)
Further manipulations on (A6) result in (10)-(11).
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